## 6

## Load, Switch, and Commutation Considerations

Power switching devices are employed for controlling inductive, resistive or capacitive loads. Inductive loads include electrical machines, transformers, solenoids, and relays. High-current in-rush occurs with loads such as incandescent lamps, pulse-forming networks, snubbers, and motors. Incandescent lamps are essentially resistive, but the cold resistive in-rush current during turn-on is 12 to 18 times the steadystate current. This turn-on surge presents special switch-on problems. Capacitive loads, such as fluorescent lighting, also present high-current in-rush at turn-on
The interaction of the load circuit on the switch arrangement and its commutation depends on three inter-related factors.

- The type of load, usually inductive, and rarely purely resistive.
- Switching mechanism classification, how the load effects switching commutation
r resonant etc.
- The switch characteristics required to fulfil the supply and load $I-V$ requirements, such as a bidirectional current switch, an asymmetrical sustaining voltage switch, etc.

Each of the three factors and their interdependence with the switching mechanisms are considered separately.
6.1 Load types

The two principal load types of general interest in power electronics are

- the resistive load and
- the inductive load

Turn-on and turn-off voltage and current switching waveforms, hence losses in a switch, depend on the type of load.
6.1.1 The resistive load

A purely resistive load is rarely encountered in power switching applications. Figure 6.1 shows a simple resistive load being switched by a common emitter-connected IGBT transistor, which could equally be another appropriate semiconductor switch, for example, a MOSFET. When the gate is driven by the shown in figures 6 . 6 and 6 . the voltage 6.2 a the same rate. That is, at turn-on $v(t)=V-i(t) R$ while at turn-off the inverse process occurs. Figure 6.2 d shows transistor instantaneous power loss during turn-on and turn-off, which in each case has a peak value of $1 / 4 V_{S} I_{m}$ when the collector voltage and current reach half their respective maximum values. The energy loss $W$ during switching is given by

$$
W=\int v_{c e}(t) i_{c}(t) d t
$$

(J)
(6.1)
where the integration is performed over the switching transition period


Figure 6.1. A typical IGBT transistor switching circuit incorporating a resistive load.

Figure 6.3 shows the safe operating area (SOA) characteristics for an IGBT, on logarithmic axes. Illustrated are the collector switch-on and switch-off trajectories, which are virtually coincident. In the offstate, point A on figure 6.2 b , the transistor supports the supply rail voltage $V_{s}$ while in the fully on-state, transistor During switching collector current $I_{m}$ is $V_{s} / R_{L}$, neglecting the low on-state voltage of the between the steady-state operating conditions on $\rightarrow V_{s} / R_{L}$ and off $\rightarrow V_{s}$, as shown in figure 6.3.


Figure 6.2. Transistor switching waveforms for a resistive load: (a) on-off gate drive voltage; (b) collector to-emitter voltage; (c) collector and load current waveform; and (d) instantaneous collector-emitter losses.

It is important that this trajectory does not exceed the shown SOA bounds set by the device voltage and current limits, and that the SOA region be traversed rapidly. For slow transitions, greater than a few microseconds, power dissipation considerations become the limiting design factor, which is a thermal limitation.
In order to perform the required thermal design calculations (for heatsink determination) it is necessary to be able to specify device-switching losses. To simplify analysis, the switching waveforms shown in figure 6.2 are linearised as shown in figure 6.4. As indicated on these waveforms, the collector $I_{m}=V_{s} / R_{L}$. Combining $v_{c e}(t)$ and $i_{c}(t)$ by eliminating time $t$, gives

$$
\begin{aligned}
& \text { and } c_{c}(t) \text { D eliminatir } \\
& i_{c}=V_{s}\left(1-v_{c e} / V_{s}\right) / R_{L}
\end{aligned}
$$

As shown in figure 6.3, this describes the linear turn-on transition of slope $-1 / R_{L}$ from the on-state voltage with $V_{s} / R_{L}$ collector current, shown as C , to the off-state at A where no current flows and the collector supports the supply $V_{s}$. Note figure 6.3 uses logarithmic axes, so the transition trajectory does not appear as a straight line (the inset figure is for linear axes).

Using equation (6.1), the switch-on loss for a resistive load is given by

$$
\begin{align*}
W_{o n}^{r} & =\int_{0}^{t_{o n}} V_{s}\left(1-\frac{t}{t_{o n}}\right) I_{m} \frac{t}{t_{o n}} d t \\
& =\frac{1}{6} I_{m} V_{s} t_{o n} \quad \text { or } \quad \frac{1}{6} \frac{V_{s}^{2}}{R_{L}} t_{o n} \tag{6.3}
\end{align*}
$$

where $I_{m}=V_{s} / R_{L}$ and $t_{o n}$ is the period of the switch-on interval, as shown in figure 6.4.


Figure 6.3. Transistor I-V characteristics showing safe operating area and
the switching trajectory with a resistive load, on logarithmic axes, and inset, on linear axes.
Similarly, using the time dependant collector voltage and current equations shown on figure 6.4a, the turn-off switching loss is given by

$$
W_{o f f}^{r}=\int_{0}^{i_{e f f}} V_{s} \frac{t}{t_{o f f}} I_{m}\left(1-\frac{t}{t_{o f f}}\right) d t
$$

$$
\begin{equation*}
=\frac{1}{6} I_{m} V_{s} t_{o f f} \text { or } \frac{1}{6} \frac{V_{s}^{2}}{R_{L}} t_{\text {off }} \tag{J}
\end{equation*}
$$

where $t_{\text {of }}$ is the turn-off period as shown in figure 6.4
The average power loss due to switching, which is required for the thermal design outlined in chapter 5 , is obtained by multiplying energy loss $W$ by the switching frequency $f_{s}$. That is, the turn-on switching loss is given by
while the turn-off los is $P_{o n}=\frac{1}{6} I_{m} V_{s} t_{o n} f_{s}$
given by
$P_{o f f}=\frac{1}{6} I$

$$
\begin{equation*}
P_{o f f}=\frac{1}{6} I_{m} V_{s} t_{o f} f_{s} \tag{W}
\end{equation*}
$$

(W)

Because of IGBT current tailing and voltage overshoot at turn-off, the practical switching losses will be larger than those given by the linear approximating methods outlined.

(a)


Figure 6.4. Linear approximations of switching intervals for a purely resistive load: (a) collector voltage and current linear waveforms and (b) corresponding energy and power losses.

## Example 6.1: Resistive load switching losses

AnIGBT switches a 10 ohms resistive load across a 100 V dc supply. If the switch on-state duty cycle is $25 \%,(\delta=1 / 4)$, calculate the average load voltage and current. Calculate the switch losses if the switch-on time is $t_{o n}=1 \mu \mathrm{~s}$, switch-off time is $t_{o f f}=2 \mu \mathrm{~s}$, and the on-state voltage is 2 V .

## Solution

When the switch is on, the current in the resistor is $I_{L}=V_{S} / R=100 \mathrm{~V} / 10 \Omega=10 \mathrm{~A}$.
The average load voltage is
$V_{o}=\delta V_{s}$
$=0.25 \times 100 \mathrm{~V}=25 \mathrm{~V}$
The average load current is

$$
\bar{I}_{o}=V_{o} / R=25 \mathrm{~V} / 10 \Omega=2.5 \mathrm{~A}
$$

The total switch losses $P_{T}$ are made up of three components.

$$
\begin{aligned}
& \text { al switch losses } P_{T} \text { are made up of three components. } \\
& P_{T}=\text { on-state loss }+\quad \text { loss at switch-on } \quad+\quad{ }^{+} \quad \text { loss at switch-off } \\
& P_{T}=\delta \times V_{c e} \times I_{L}+\quad \frac{1}{6} V_{s} I_{L} t_{o n} f_{s}
\end{aligned}+\quad \frac{1}{6} V_{s} I_{L} t_{o f} f_{s} .
$$

$$
=5 \mathrm{~W}+\frac{5}{3} \mathrm{~W}+\frac{10}{3} \mathrm{~W}
$$

$$
=10 \mathrm{~W}
$$

Since the off-state leakage current and gate power losses are not specified, it is assumed these are insignificant. Technically the load current should be calculated based on 98 V across the load since the switch supports 2 V . Also the switching loss calculations should use a voltage of 98 V , rather than 100 V and a load current of 9.8 A rather that 10 A . The percentage error is small, and becomes increasingly insignificant at higher voltages.

Example 6.2: Transistor switching loss for non-linear electrical transitions
Assume the transistor collector current at turn-off falls according to

For a resistive load, $R_{L}$
i. Calculate transistor loss at turn-off.
i. Calculate transistor loss at turn-off.
ii. Show that the switching trajectory across the SOA is as for the linear
current fall case, as given by equation (6.2) and shown in figure 6.3
iii. Calculate the peak power dissipation and the time when it occurs.

## Solution

i. The collector voltage for a resistive load, on a dc supply $V_{s}$, is given by

$$
v_{c e}(t)=V_{s}-i_{c}(t) R_{L}
$$

$$
=V_{s}-1 / 2 I_{m}\left(1+\cos \pi t / T_{0}\right) R_{L}
$$

and since $V_{s}=I_{m} R_{L}$

$$
v_{c e}(t)=1 / 2 V_{s}\left(1-\cos \pi t / T_{0}\right)
$$

The turn-off energy loss is given by

$$
\begin{aligned}
W_{o f f} & =\int_{0}^{T_{0}} p(t) d t=\int_{0}^{T_{0}} i_{c}(t) v_{c e}(t) d t \\
& =\int_{0}^{T_{0}} 1 / 2 I_{m}\left(1+\cos \pi t / T_{0}\right) \times 1 / 2 V_{s}\left(1-\cos \pi t / T_{0}\right) d t \\
& =\frac{1}{8} V_{s} I_{m} T_{0}
\end{aligned}
$$

ii. Combining $v_{c e}(t)$ and $i_{c}(t)$ so as to eliminate the time variable, yields

$$
i_{c}=\frac{V_{s}}{R_{L}}\left(1-\frac{v_{c e}}{V_{s}}\right)
$$

which is the same straight line expression as in equation (6.2) and shown in figure 6.3,
for the linear switching transition case.
iii. Instantaneous power dissipation is given by

$$
P=v_{c c_{c}} i_{c}=v_{c e} \frac{V_{s}}{R_{L}}\left(1-\frac{v_{c e}}{V_{s}}\right)
$$

Peak power $\hat{P}$ occurs when $d P / d v_{c e}=0$, that is, when $v_{c e}=1 / 2 V_{s}$, whence on substitution into the power expression $P$, yields

$$
\begin{aligned}
& \text { wer expression P, yleas } \\
& \qquad \hat{P}=1 / 4 V_{s}^{2} / R_{L}=1 / 4 V_{s} I_{m} \quad \text { at } t=1 / 2 T_{0}
\end{aligned}
$$

Turn-on loss can be similarly analysed to yield virtually identical expressions, as is required in problem 6.4 .

### 6.1.2 The inductive load

The voltage spikes generated by inductive loads at turn-off may have high energy content, and the power generated may cause excessive device temperature, voltage stressing, and device failure.

At turn-off, the switch decreases the inductive load current from $I_{m}$ to zero at a high di/dt and the resultant inductive voltage spike is given by

$$
\begin{equation*}
v(t)=L \frac{d i}{d t} \tag{V}
\end{equation*}
$$

where $L$ is the load inductance. The spike energy to be absorbed by the switch is given by

$$
W=1 / 2 L I_{m}^{2}
$$

Both the voltage spike and its associated energy may be well outside the capabilities of the switching device. The peak voltage induced must be limited to a value below the breakdown rating of the device. Four commonly employed voltage limiting techniques are shown in figure 6.5.


Figure 6.5. Four methods of limiting inductive load turn-off voltage spike and of absorbing the associated energy: (a) freewheel clamping diode; (b) Zener diode clamp; (c) $R$-C snubber circuit;
and (d) capacitor soft voltage clamp.

The freewheel diode $D_{f}$ in figure 6.5 a is used to clamp the maximum device voltage to the supply rail voltage. The stored load energy is dissipated after turn-off as a result of the current that flows in the diode and load. The low impedance of the diode causes the current to decay slowly, since the inductor decay time can be achieved if series loop resistance $R$ is added as shown in figure 6.5 a Now the peak off-state voltage experienced by the switch is increased from $V_{\text {in }}$ the case of only the diode, to $V_{s}+I_{R}$ because of the initial voltage drop across the optionally added resistor. This extra voltage drop, $I_{m} R$, decreases exponentially to zero The resistor in figure 65 a can be replaced by a Zener diode thereby clamping the switch voltage at turn-off to $V_{s}+V_{z}$. The load now freewheels at a fixed voltage $V_{z}$ thereby improving the rate of current decay, which is now constant. The inductive load current will fall linearly from $I_{m}$ to zero in a time given by

An alternative Zener diode clamping circuit, as shown in figure 6.5b, can be employed in low power applications. The Zener breakdown voltage $V_{z}$ is selected between the rail voltage $V_{s}$, and the switch applications. The Zener breakdown voltage $V_{z}$ is selected between the rail voltage $V_{s}$, and the switch
breakdown voltage $\left(V<V<V_{s p}\right)$. At turn-off, the Zener diode clamps the switch voltage to a safe level breakdown voltage $\left(V_{s}<V_{z}<V_{B R}\right)$. At turn-off, the Zener diode clamps the switch voltage to a safe level
$V_{z}$ and absorbs the stored inductive load energy. The higher the clamping voltage level, the faster the energy is dissipated. The inductive load current decays linearly to zero in a time given by

$$
t=L I_{m} /\left(V_{z}-V_{s}\right)
$$

(s)

The two different Zener diode approaches perform the same switch clamping function in the same current decay time, if the voltage experienced by the switch is the same, but with different Zener diode losses. The desirable feature in the case of the Zener diode in parallel to the switch as in figure 6.5 b , is that the protection componel with the load as in figure 6.5 a, the switch is indirectly voltage protected, relying on the supply decoupling being a low inductance path. A reverse blocking diode $D_{f}$ in figure 6.5 a is mandatory.

The parallel-switch Zener diode approach in figure 6.5 b has a number of disadvantages

- The Zener diode voltage rating must be in excess of the supply rail, $V_{s}$, while any Zener - The Zener diode voltage rating must be in excess of the supply ral
- At higher voltages, $>280 \mathrm{~V}$, Zener diodes will have to be series connected, thus the low
inductance advantage of clamping with just one component is diminished.
- Assuming no resistance in the load, the energy dissipated with the two Zener diode approaches differs. When in parallel with the load, the load energy $1 / 2 L I_{m}^{2}$ is dissipated while in the second case, load and supply energy are dissipated in the clamping Zener diode. The extra supply energy, in addition to $1 / 2 L I_{m}^{2}$, dissipated in the Zener diode, is $1 / 2 L I_{m}^{2} V_{s} /\left(V_{z}-V_{s}\right)$. This is derived by recognising that, assuming a purely inductive load, the dc supply $V_{s}$ delivers a current $I_{m}$ which linearly falls to zero over the period given by equation (6.8).

The $R$-C snubbing circuit shown in figure 6.5 c is commonly used in power conversion circuits to limit spikes caused by transformer leakage inductance, diode recovery, and interconnection wire inductance. The stored load energy is resonated to the snubber capacitor at switch turn-off. The reset resistor $R$ (non-inductive) must overdamp the L-C-R oscillation by absorbing the transferred energy. The resistor also limits the snubber capacitor discharging current to a maximum of $V_{s} / R$ at switch turn-on. For a purely inductive load, the snubber resistor power losses are given by the sum of the turn-off and turn-on losses, that is

$$
P=\left(1 / 2 L I_{m}^{2}+1 / 2 C V_{s}^{2}\right) f_{s}
$$

(W)

Figure 6.5d shows a capacitive voltage clamp used to soft clamp the switch voltage overshoot caused by the inductive energy stored in the load. The capacitor retains a charge of at least $V_{s}$. At switch turnoff, when the switch collector voltage reaches the capacitor (supply $V_{s}$ ) voltage level, the inductive stored load energy is transferred to the capacitor and concurrently, the capacitor discharges the energy in excess of $V_{s}$ into the supply. When the capacitor is over charging, energy is taken from both the load inductance and the supply. When the capacitor discharges through the resistor back into the supply, the earlier energy taken from the supply is returned. The net effect is that only the energy $1 / 2 L I_{m}^{2}$ is dissipated in the resistor. A reset resistor of low inductance is not necessary - a wirewound resistor can be used. This capacitive soft voltage clamp is analysed in detail in chapter 8.2.

## Example 6.3: Zener diode, switch voltage clamping

A reed relay coil of 1 mH inductance is switched at 20 kHz with a 20 per cent on-time duty cycle, across a 100 V dc rail. The energy stored in the coil at turn-off is dissipated in a 25 V Zener diode connected as shown in figure 6.5a.

Sketch the coil current and voltage, and the switch voltage waveforms.
ii. What is the average coil voltage?
iii. What Zener diode voltage is required for the circuit in figure 6.5 b so as to produce
the same coil current waveform as in figure 6.5 a when using a 25 V Zener diode?
iv. For each circuit, calculate the power requirement of the Zener diode and the
average power delivered from the 100 V supply.
v. Calculate the minimum resistance that replaces the Zener diode in figure 6.5 a if the coil is to be switched on with almost zero current. Draw the coil current and switch
vi. Discuss the relative features of each voltage clamping approach.

## Solution

The three voltage clamping circuits being considered are shown in figure 6.6 a
i. With a 20 kHz switching frequency, the coil current rises and falls every $50 \mu \mathrm{~s}$, with an on-state duty cycle representing $10 \mu \mathrm{~s}$ for the current to increase in the coil and $40 \mu \mathrm{~s}$ for the current reset decay to reach zero.
From $V=L d i / d t$, in steady-state, with zero coil resistance and zero initial current, the peak coil current is $I=V_{s} t / L=100 \mathrm{~V} \times 10 \mu \mathrm{~s} / 1 \mathrm{mH}=1 \mathrm{~A}$. Thus the coil current rises linearly from zero to 1 A in $10 \mu \mathrm{~s}$. During reset, the coil current waveform depends on the reset circuit. For Zener diode (constant
voltage) reset, the current falls linearly, while with a resistor the reset current decays with an $L / R$ exponential time constant, as shown in figure 6.6 b , for each case.

The various circuit voltage and current waveforms are shown in figure 6.6b, where data derived from the rest of this example has been incorporated.


Figure 6.6a. Three inductive load clamping circuits.


Figure 6.6b. Coil voltage and current waveforms.
ii. From $V=L d i / d t$, for a steady-state continuous waveform, $\int V_{L}(t) d t=0$, thus $1 / T \int v(t) d t=V_{\text {aeve }}=0$, as shown on the coil voltage waveform (the coil voltage areas cancel to zero).
iii. The parallel Zener diode requirement is $V_{z 2}=V_{s}+V_{z 1}=100 \mathrm{~V}+25 \mathrm{~V}=125 \mathrm{~V}$
iv. Zener diode $V_{Z 1}$ in the parallel-load reset circuit:

The energy $1 / 2 L I^{2}$ is transferred from the coil to the Zener diode when the switch is turned off. The power dissipated in the Zener diode at 20 kHz is therefore $1 / 2 L I^{2} f_{s}=1 / 2 \times 1 \mathrm{mH} \times 1 \mathrm{~A}^{2} \times 20 \mathrm{kHz}=10 \mathrm{~W}$. the total power drawn from the supply is the power stored by the coil at the end of the $10 \mu \mathrm{~s}$ ontime, namely
Zener diode $\boldsymbol{V}_{72}$ in the parallel-switch reset circuit:
When the coil releases its stored energy (10W) into the Zener, current is also drawn from the supply. The total average power delivered by the supply over the $50 \mu \mathrm{~s}$ period is given by $V_{s} I_{\text {are }}=1 / 2 \times 100 \mathrm{~V} \times 1 \mathrm{~A}=50 \mathrm{~W}$. This comprises $1 / 2 L I^{2}(10 \mathrm{~W})$ from the supply into the coil when the switch is on for $10 \mu \mathrm{~s}$, and the remainder ( 40 W ) into the Zener diode (plus the coil energy, 10W), when the switch is off for $40 \mu \mathrm{~s}$. The Zener diode losses are 50 W during the switch off period.
$v$. When a resistor is used in the reset circuit, the current decays exponentially from 1 A to 0 A . The resistance determines the peak switch voltage. The resistance does not affect the amount of

Assume the coil current to be near zero after three $L / R$ time constants, that is $3 L / R=40 \mu \mathrm{~s}=t_{\text {off }}$. For $L=1 \mathrm{mH}$, this gives $R=75 \Omega$, with a power dissipation rating of 10 W from part iv. At switch turn-off the collector voltage rises to $(100 \mathrm{~V}+1 \mathrm{~A} \times 75 \Omega) 175 \mathrm{~V}$ and then decays to 100 V . Use an $82 \Omega$ (preferred value, exceeding $75 \Omega$ which reduces the time constant), 15 W metal oxide resistor for low inductance.
vi. A Zener diode approach gives a fixed over-voltage on the switch, independent of current or stored energy. When clamping is in parallel with the switch, only one clamping element is needed, but its power requirement is significantly higher than when the clamp (Zener plus diode) is in parallel to the load. Any resistive element must have low inductance. This is restrictive given the power levels involved, and may result in only less effective wire wound elements being viable.

By far the most common technique used to limit inductive switch-off voltage spikes in power circuits involves the use of a freewheel diode without $\mathrm{R}_{\text {opt }}$, as shown in figure 6.5 a and 6.7 . Typical switching waveforms for an inductive load clamped by a freewheel diode are shown in figure 6.7 .

- At turn-off, the switching device conducts the full load current as the collector voltage rises to the supply rail. When the collector voltage reaches the supply rail level the freewheel diode becomes forward-biased and begins to conduct. Only then can the
switch current fall to zero. The freewheel diode conducts the load current.
- At switch turn-on, assuming the diode is still freewheeling load current, the switch current increases, displacing freewheeling diode current, while the load is clamped to the rail voltage by the conducting freewheel diode. Only when the switch conducts the ful load current can the freewheel diode recovered (and block), so that the switch voltage can fall to the low on-state level.


Figure 6.7. Inductive load ${ }^{(\mathrm{e})}$ switching waveforms:
(a) the circuit including the freewheel diode D. (b) on-off gate drive voltage; (c) collector-to-emitter voltage; (d) collector and freewheel diode current; and (e) switch instantaneous power losses

It will be seen in figure 6.7 that during both turn-on and turn-off the switch must support instantaneously a maximum voltage, $V_{s}$, and full load current, $I_{m}$, condition. These severe electrical conditions are shown a maximum voltage, $V_{s}$, and full load current, $I_{m}$, condition. These severe electrical conditions are shown on the SOA characteristics in figure 6.8 . In switching on from the operating point A to C, a maximum
voltage and current condition $\left(V_{s}, I_{m}\right)$ occurs at point D . Because of freewheel diode current reverse recovery effects at turn-on, an SOA trajectory point B is reached. At turn-off, due to stray inductance, voltage over shoot occurs and the point $E$ is reached. By comparison with figure 6.2, it is seen that power losses during the switching intervals are higher for an inductive load than a resistive load


Figure 6.8. I-V characteristics for an IGBT
showing its safe operating area and switching trajectory for an inductive load (linear axes).

Switching losses can be calculated by using linear approximations to the switching transitions. It can be assumed that a silicon carbide Schotky reewheel diode is employed so as to allow reverse recovery effects to be neglected. Figure 6.9 shows the linearised switching waveforms for an inductive load, where maximum voltage $V_{s}$ and current $I_{m}$ occur simultaneously during both turn-on and turn-off. The equations for the collector voltage and current at turn-on and turn-off are also shown in figure 6.9.
The turn-on switching interval loss is given by the time integral over the current rise period plus the voltage fall period,

$$
W_{o n}=\int_{0}^{t_{n}} V_{s} I_{m} \frac{t}{t_{r i}} d t+\int_{0}^{t_{s}} V_{s}\left(1-\frac{t}{t_{p s}}\right) I_{m} d t
$$

$$
=1 / 2 V_{s} I_{m} t_{o n}
$$

(J)
where $t_{o n}=\mathrm{t}_{i i}+t_{t,}$, as shown in figure 6.9. The current rise time at turn-on is termed $t_{r i}$, while the switch voltage fall time at turn-on is termed $t_{f v}$.

Similarly, from figure 6.9c, the turn-off loss is given by

$$
\begin{align*}
W_{o f f} & =\int_{0}^{t_{n}} V_{s} \frac{t}{t_{n i}} I_{m} d t+\int_{0}^{t_{s}} V_{s} I_{m}\left(1-\frac{t}{t_{f v}}\right) d t  \tag{6.10}\\
& =1 / 2 V_{s} I_{m} t_{o f f}
\end{align*}
$$

where $t_{\text {off }}=t_{v}+t_{f i}$, as shown in figure 6.9c. The switch voltage rise time at turn-off is termed $t_{n}$, while the switch current fall time is termed $t_{f \text {. }}$.

Comparison of switching losses for a resistive load, equations (6.3) and (6.4), and an inductive load, equations (6.9) and (6.10), shows that inductive switching losses are three times those for the resistive load case. The peak power experienced by the switch during switching of an inductive load, $V_{s} I_{m}$, is four times greater than that experienced with a resistive load, $1 / 4 V_{s} I_{m}$. As for the resistive load switching circuit, actual switch losses with an inductive load are higher than those predicted by equations (6.9) and together produce losses of the same order as those predicted for theoretical switching by equations (6.3), (6.4), (6.9), and (6.10).

When a bipolar diode conducts the pn region accumulates charge. When the diode turns off and the current falls to zero, the junction retains charge that must recovery before diode reverse voltage can be supported. Negative diode current flows. This phenomenon was considered in chapter 4.2.2 and is shown in figure 6.10a. The maximum collector current at turn-on is increased above the load current level $I_{m}$ by the reverse recovery current $I_{r}$. The diode begins to support reverse voltage once the peak reverse recovery current is reached. As a consequence the turn-on losses are increased as shown in figure 6.10c.
The circuit current at peak recovery has a discontinuous derivative, and as a consequence, high circuit voltages are induced across circuit stray inductance due to $v=L d i / d t$. High-frequency voltage ringing occurs as the stored energy in the stray inductance is dissipated and reverse voltages far in excess of $V_{s}$ are experienced by the recovering diode.

(d)
$V_{s} I_{m}$



Figure 6.9. Linear approximations of transistor switching intervals for an inductive load: (a) Kirchhoff's current law $I_{m}=i_{D f}+i_{c}$; (b) Kirchhoff's voltage law $V_{s}=v_{D f}+v_{\text {cei }}$ (c) collector voltage

## Example 6.4: Inductive load switching losses

A power n-channel MOSFET switches a 10A, 100 V dc, highly inductive load at 10 kHz Calculate the worse case switch losses if the switch turn-on time is $t_{o n}=1 \mu \mathrm{~s}$, switch turn-off time is $t_{o f f}=$ $2 \mu \mathrm{~s}$, and the MOSFET channel on-state resistance is $0.2 \Omega$ at 10 A .
Calculate the maximum instantaneous power dissipation in the switch, and determine when it occurs

## Solution

Maximum switch losses occur when the duty cycle approaches one ( $\delta \rightarrow 1$ ) such the both turn-on and turn-off still occur.
The total switch losses $P_{T}$ are made up of three components

$$
\begin{align*}
& P_{T}=\text { on-state loss }+\quad \text { loss at swithon } \\
& P_{T}=\delta \times I_{L}^{2} \times R_{d s(o n)}+ \\
& 1 / 2 V_{S} I_{L} t_{o n} f_{s} \\
& \text { - loss at switch-off } \\
& \quad 1 / 2 V_{s} I_{L} t_{o f} f_{s} \\
& =20 \mathrm{~W}+5 \mathrm{~W} \\
& =25 \mathrm{~W} \\
& 5 \mathrm{~W} \tag{10w}
\end{align*}
$$

$$
=25 \mathrm{~W}
$$

nce the off-state leakage current and gate power losses are not specified, it is assumed these are insignificant. The switching loss calculations should use a voltage of 98 V , rather than 100 V , since $(10 \mathrm{~A} \times 0.2 \Omega) 2 \mathrm{~V}$ is dropped across the channel resistance of the MOSFET. The percentage error is small, and becomes insignificant at higher voltages.
Maximum switch loss occurs when during the switching transitions, the drain current is 10A and the drain voltage is 100 V . The maximum instantaneous loss is $10 \mathrm{~A} \times 100 \mathrm{~V}=1000 \mathrm{~W},\left(I_{L} \times V_{s}\right)$.
i. The MOSFET losses comprise turn-on, turn-off, and conduction losses

The rms current in the MOSFET is given by

$$
\begin{aligned}
I_{M-m s s} & =\sqrt{\frac{\delta}{3}\left(\hat{I}^{2}+\hat{I} \times{ }_{I}+\check{I}^{2}\right)} \\
& =\sqrt{\frac{0.75}{3} \times\left(25 \mathrm{~A}^{2}+25 \mathrm{~A} \times 10 \mathrm{~A}+10 \mathrm{~A}^{2}\right)}=15.6 \mathrm{~A}
\end{aligned}
$$

The MOSFET conduction losses are therefore

$$
P_{c}=I_{m s s}^{2} R_{d s o n}=324.75 \times 0.025 \Omega=8.1 \mathrm{~W}
$$

The switching losses are

$$
\text { at turn-on } P_{t o n}=1 / 2 V_{s} \check{ } t_{o n} f_{s}=1 / 2 \times 340 \mathrm{~V} \times 10 \mathrm{~A} \times 100 \mathrm{~ns} \times 50 \mathrm{kHz}=8.5 \mathrm{~W}
$$

$$
\text { at turn-off } P_{\text {toof }}=1 / 2 V_{s} \hat{I} t_{\text {off }} f_{s}=1 / 2 \times 340 \mathrm{~V} \times 25 \mathrm{~A} \times 200 \mathrm{~ns} \times 50 \mathrm{kHz}=42.5 \mathrm{~W}
$$

Total MOSFET losses are $P_{\text {Moserit }}=P_{c}+P_{t-\text { on }}+P_{t-\text { toff }}=8.1 \mathrm{~W}+8.5 \mathrm{~W}+42.5 \mathrm{~W}=59.1 \mathrm{~W}$
ii. The diode RMS current is

$$
\begin{aligned}
I_{D-m s s} & =\sqrt{\frac{1-\delta}{3}\left(\hat{I}^{2}+\hat{I} \times \check{I}_{+} \breve{I}^{2}\right)} \\
& =\sqrt{\frac{0.25}{3} \times\left(25 \mathrm{~A}^{2}+25 \mathrm{~A} \times 10 \mathrm{~A}+10 \mathrm{~A}^{2}\right)}=9 \mathrm{~A}
\end{aligned}
$$

The average diode current is

$$
\bar{I}_{d}=1 / 2(1-\delta)(\hat{I}+\check{I})=1 / 2 \times(1-3 / 4) \times(25 \mathrm{~A}+10 \mathrm{~A})=4.375 \mathrm{~A}
$$

The total diode losses are

$$
\begin{aligned}
P_{\text {dobode }} & =I_{D-m \text { me }}^{2} R_{D-o n}+\bar{I} \times V_{D-o n} \\
& =81.25 \times 0.05 \Omega+4.375 \mathrm{~A} \times 1 \mathrm{~V}=8.4 \mathrm{~W}
\end{aligned}
$$

iii. The power delivered to the load comprises losses in the $1 \Omega$ armature resistance and the power delivered into the 170 V dc back emf.
The rms load current is given by

$$
\begin{aligned}
I_{M-m s} & =\sqrt{\frac{1}{3}\left(\hat{I}^{2}+\hat{I} \times \stackrel{V^{\prime}}{r^{2}}\right)} \\
& =\sqrt{\frac{1}{3} \times\left(25 \mathrm{~A}^{2}+25 \mathrm{~A} \times 10 \mathrm{~A}+10 \mathrm{~A}^{2}\right)}=18 \mathrm{~A}
\end{aligned}
$$

The load resistor loss is $P_{R a}=I_{a-r m s}^{2} R_{a}=325 \times 1 \Omega=325 \mathrm{~W}$
The average load current is

$$
\bar{I}_{a}=1 / 2(\hat{I}+\check{I})=1 / 2 \times(25 \mathrm{~A}+10 \mathrm{~A})=17.5 \mathrm{~A}
$$

The power delivered to the back emf is $P_{E-a}=\bar{I}_{a} E_{a}=17.5 \mathrm{~A} \times 170 \mathrm{~V}=2975 \mathrm{~W}$
The total power delivered to the dc motor is $P_{\text {maor }}=P_{R a}+P_{E-a}=325 \mathrm{~W}+2975 \mathrm{~W}=3300 \mathrm{~W}$
$i v$. The dc motor efficiency is

$$
\eta_{d c}=\frac{\text { power output }}{\text { power input }}=\frac{2975 \mathrm{~W}}{3300 \mathrm{~W}} \times 100=90.2 \%
$$

Including switch and diode losses yields total circuit efficiency, that is

$$
\begin{aligned}
\eta_{\text {cricuut }} & =\frac{\text { power output }}{\text { dc supply power input }}=\frac{2975 \mathrm{~W}}{\text { chopper circuit losses }+ \text { dc motor power input }} \\
& =\frac{\text { power otput }}{(59.1 \mathrm{~W}+8.4 \mathrm{~W})+3300 \mathrm{~W}} \times 100=88.3 \%
\end{aligned}
$$

6.2 Switch characteristics

Having considered the switching of inductive and resistive loads, the following are the electrical and thermal characteristics desirable of commutable switching devices (as well as low cost):

## off-state (open circuit):

- Low, temperature independent leakage current in the off-state, to minimise off-state power loss.
- High forward and reverse voltage blocking ratings to reduce the need for series device connection, which would otherwise complication control and protection circuitry requirements. Series connection increases the on-state voltage, hence on-state loss urrent flow, the switch dos not rale across a sificant reverse voltage blocking rating voltage blocking rating
- High static and re-applied dv/dt capability to withstand high applied off-state vola without avalanche or false turn-on
on-state (short circuit):
- Low on-state conducting voltage or low on-state resistance, in order to minimise onstate conduction power loss: with a slight positive temperature co-efficient at high current densities, to allow reliable parallel device connection.
- High on-state current density capability so as to avoid need for and problems associated with parallel device current sharing and differential thermal coefficients.
- Safe controlled switch off from a short circuit current condition.


## switching:

- Low control power to produce switching between states, with no 'Miller' interaction
- Short, temperature independent, turn-on and turn-off times to result in low switching
losses which will allow high frequency switching.
- High initial di/dt capability at turn-on to allow rapid low loss build-up of turn-on principa current.
- High surge current capability to withstand transient over current fault conditions, resulting in better fault tolerance and nuisance tripping ride through.
- Large switching safe operating area, being able to simultaneously, but briefly, support rated voltage and rated current, without the need for switch snubber circuits.


## Thermal/mechanical:

- Easy to electrically connect and mechanically mount, with low thermal resistance and impedance for efficient heat removal.
- Mechanically, electrically, and thermally robust, with the ability to operate at high (and low) junction temperatures in high (and low) ambient conditions.
- Matching substrate structure and thermal properties to minimise stressing due to thermal and power stressing.


### 6.3 Switching classification

There are four principal $I-V$ switching conditions during the commutation (turn-on or turn-off) of a switch, viz.:

Hard switching
Soft switching
Resonant switching and

- Naturally-commutated switching

These four possibilities are classified in terms of the switching time $t_{s}$ and the commutation time $t_{q}$, where $t_{q} \leq t_{s}$. Figure 6.11 shows the four cases and specifies the switching and commutation times for each.

Switching time $t_{s}$ is the time for a switch to change from fully on ( $v=0, i=I_{L}$ ) to fully off ( $v=V_{s}, i=$ 0 ), such that no further change occurs in the switch voltage or current due to the change of state.

- Commutation time $t_{q}$ is associated with the external circuitry and is defined as the time the switch takes to reach zero current at turn-off or to reach zero volts at turn-on. Alternatively, commutation time is the period of switch power loss at turn-on or turn-off, due to the switch changing states


Figure 6.11. Switch voltage $\left(v_{c}\right)$, current $\left(i_{c}\right)$, and power loss ( $W_{\text {on }}$ and $W_{\text {off }}$ ) of four switching classifications: (a) hard switching; (b) soft switching; (c) resonant switching; and (d) naturallycommutated switching.

Generally, the switch loss magnitude (stress) for a given set of electrical and thermal operating conditions, decreases when progressing from severe hard switching through to virtually lossless naturally-commutated switching

### 6.3.1 Hard switching: $\boldsymbol{t}_{\boldsymbol{q}}=\boldsymbol{t}_{\mathrm{s}}$

The turn-on and turn-off switching waveforms in figure 6.11a for an inductive load show that hard switching is characterised by $t_{q}=t_{s}$. The resistive and inductive switching considered in sections 6.1.1
and 6.1.2 are examples of hard switching. In figure 6.4 for a resistive load, the switching periods $t_{o n}$ and $t_{\text {off }}\left(t_{s}\right)$ correspond to the period of switch losses $\left(t_{q}\right)$ during each state transition. In figure 6.9 for the inductive load, the $t_{q}$ periods correspond to the power loss periods at switching $\left(t_{v}+t_{i j}\right.$ and $\left.t_{r}+t_{r}\right)$.
6.3.2 Soft switching: $\boldsymbol{t}_{\boldsymbol{q}}<\boldsymbol{t}_{\mathrm{s}}$

Figure 6.11 b shows typical soft-switching waveforms for turn-on and turn-off. The switching losses are complete before the switch has reached its final steady-state condition. That is, $t_{s}>t_{q}$ such that the periods $t_{s}$ and $t_{q}$ both commence at the same time.
At turn-on, the switch voltage reaches zero before the switch current reaches the steady-state full-load value $I_{L}$. Once the switch voltage reaches zero, the rising current no longer results in a power loss. This $I-V$ characteristic at turn-on is a form of quasi zero current switching, ZCS.
The inverse occurs at turn-off. The switch current reaches zero before the switch voltage has settled at the supply voltage level $V_{s}$. This is a form of quasi zero voltage switching, ZVS.
Soft-switching results when auxiliary circuits, called snubber circuits, are used, as will be considered in chapters eight and nine.
6.3.3 Resonant switching: $t_{q} \ll t_{s}$

Resonant-switching waveforms at turn-on and turn-off are shown in figure 6.11 c , with switching periods $t_{s}$ shown. Resonant switching occurs if the switching period is associated with either the switch voltage or current being zero, due to external load circuit conditions which have diverted the load current or voltage. That is $t_{s}>t_{\text {a }}$
列 resonant switching, ZCRS, while commutating the current while the switch voltage is zero, usually at being load circuit dependant, some control restriction is inevitable. Zero voltage or current switching can be readily attained with ac mains converter circuits since switching can be synchronised with supply zero voltage crossing, or zero current when the load current reverses due to the supply voltage reversal.
6.3.4 Naturally-commutated switching: $W=0, t_{q}=0$

Figure 6.11 d shows switching when the voltage and current are both zero, called naturally-commutated switching. This was a commonly used technique for force turn-off of thyristors before the exploitation of the GTO thyristor. Current from an auxiliary commutation circuit displaces the device principal current and reverse biases the device, at turn-off. The method was not used at turn-on. Commutated turn-on and turn-off occurs in inverter circuits where the switch has an anti-parallel connected diode. When the diode conducts and the switch is on but not conducting, if the load power factor causes the current to reverse, then the main switch automatically starts conducting with the switch voltage at zero because the diode was previously conducting, clamping the switch voltage slightly negative.
Naturally-commutated switching occurs for ac mains zero crossing switching, with a purely resistive load such that the load $V$ and $I$ are in phase. Switching losses are virtually zero

### 6.4 Switch configurations

Most semiconductor switches are unipolar, that is, allow current and/or voltage to be supported in one direction. The MOSFET allows uncontrolled reverse current flow; hence can not support reverse voltage because of its parasitic body diode. Some structures, like the RCT considered in chapter 3.3.3, integrate characteristics diode with a thyristor. Generally, such integrated approaches sacrifice some electical switches, so the basic switches can be configured as shown in figure 6.12, to give the necessary I-V characteristics. The net effect of the bi-directional voltage arrangements is good dynamic electrical characteristics but poor static characteristics. Specifically, the switching performance is as for the principal switch but the on-state loss is that of two series connected devices. In the case of the bidirectional blocking thyristor, the on-state voltage is increased slighty because an n-buffer can not be used in its fabrication. The bi-directional conducting thyristor discussed in chapter 3.3.4 attempts to minimise the sacrificed on-state voltage limitation. A reverse blocking IGBT can also be realised. Die edge passivation of the diode region by a through the die p+ diffusion, plus guard rings, increase processing complexity, and hamper voltage ratings. A punch through IGBT version with reverse voltage blocking properties, is therefore problematic. On-state voltages are increased for a given switching speed and, as with the MOSFET body diode, the non-optimal diode recovery characteristics are a compromise because of the overriding $n$-substrate low resistivity requirements. See chapter 3.2.4

- Controllable switching devices with reverse blocking capability are usually required for ac to ac converters, half-wave resonant converters, and current fed inverters.
- Voltage source inverters, full-wave resonant converters, and dc to dc converters usually do not require switching devices with reverse blocking properties, but may use an antiparallel connected diode.

$¥$ Can be arranged so that emitters are at the same potential. Switches may be reverse blocking IGBTs.
Figure 6.12. Switch configurations for uni-directional and bi-directional I-V characteristics.

Problems
6.1. During turn-on and turn-off of a power transistor the current-voltage relationships are as shown in figure 6.13. Calculate the energy loss during both turn-on and turn-off periods and the mean power loss if the transistor is being switched at a frequency of 10 kHz . What is the maximum instantaneous power dissipated?
[1.66 mJ, $16.6 \mathrm{~mJ}, 183 \mathrm{~W}, 5 \mathrm{~kW}$ ]

6.2. The equivalent circuit in figure 2.4a involving parameters $E_{o}$ and $R_{o}$ can be extended to model a thyristor by replacing the ideal diode by an ideal thyristor. Derive general expressions for the thyristor mean power loss $P_{d}$ and rms current $i_{o}$ with a constant load current $I_{o}$ and switch ontime duty cycle $\delta$.
If $E_{o}=1 \mathrm{~V}$ and $R_{o}=0.01$ Ohms, for $I_{o}=50 \mathrm{~A}$ and a 25 per cent on-time duty cycle, calculate the thyristor:
i. On-state voltage, $V$
i. Mean power, $P_{d}$
iii. rms current, $i_{0}$.
[See example 2.1: 1.5 V, 18.75 W, 25 A ]
6.3. If the collector voltage at turn-on falls according to $v_{c}=1 / 2 V_{s}\left(1+\cos \pi t / T_{o}\right)$ for $0 \leq t \leq T_{s}$ For a resistive load, $R_{L}$, calculate transistor loss at turn-off
ii. Show that the switching trajectory across the SOA is as for the linear current fall case.
iii. Calculate the peak power dissipation and when it occurs.
6.4. A transistor is used to switch an inductive load with a current of $I_{m}$. At transistor turn-off, the collector voltage rises to the supply rail $V_{s}$ according to $V_{c e}=1 / 2 V_{s}\left(1-\cos \pi t / T_{o v}\right)$ for $t \leq T_{\text {ov, }}$
$\left.i_{5}=1 / I_{(1+c o s} \pi t / T\right)$ for $t \leq T$
Using the same integration form as in equation (6.10), show that the turn-off loss is $P=1 / 2 V_{s} I_{m} T_{o}$ where $T_{o}=T_{o v}+T_{o}$

Peter, J. M., The Power Transistor in its Environment,

